V. Vashchenko, A. Concannon, M. ter Beek, P. Hopper
{"title":"250V容限电路的堆叠式BSCR ESD保护","authors":"V. Vashchenko, A. Concannon, M. ter Beek, P. Hopper","doi":"10.1109/WCT.2004.239937","DOIUrl":null,"url":null,"abstract":"A device level solution for on-chip ESD protection for high-voltage applications is reported. Using technology CAD, a new stacked bipolar-triggered SCR device architecture is proposed and further validated by experimental measurements in a 250 V complementary BJT process.","PeriodicalId":303825,"journal":{"name":"2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-05-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Stacked BSCR ESD protection for 250V tolerant circuits\",\"authors\":\"V. Vashchenko, A. Concannon, M. ter Beek, P. Hopper\",\"doi\":\"10.1109/WCT.2004.239937\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A device level solution for on-chip ESD protection for high-voltage applications is reported. Using technology CAD, a new stacked bipolar-triggered SCR device architecture is proposed and further validated by experimental measurements in a 250 V complementary BJT process.\",\"PeriodicalId\":303825,\"journal\":{\"name\":\"2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs\",\"volume\":\"6 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-05-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/WCT.2004.239937\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WCT.2004.239937","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Stacked BSCR ESD protection for 250V tolerant circuits
A device level solution for on-chip ESD protection for high-voltage applications is reported. Using technology CAD, a new stacked bipolar-triggered SCR device architecture is proposed and further validated by experimental measurements in a 250 V complementary BJT process.