基于DSP和FPGA的高速同步串口及其故障研究

2012 International Conference on Control Engineering and Communication Technology Pub Date : 2012-12-07 DOI:10.1109/ICCECT.2012.234

H. Niu, Weijiang Wang, Zhenjuan Liu

{"title":"基于DSP和FPGA的高速同步串口及其故障研究","authors":"H. Niu, Weijiang Wang, Zhenjuan Liu","doi":"10.1109/ICCECT.2012.234","DOIUrl":null,"url":null,"abstract":"The DSP (SMJ320C6701) of TI Company coming with multi-channel buffered serial port McBSP and its work timing is introduced. Using the state machine design ideas of VHDL, high-speed synchronous serial communication interface circuit has been completed between McBSP and FPGA. In a synchronous design, the generation mechanism and solutions is given for the glitch signal, which is generated in the simulation of space borne equipment being in adverse environmental conditions.","PeriodicalId":153613,"journal":{"name":"2012 International Conference on Control Engineering and Communication Technology","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-12-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"High Speed Synchronous Serial Port and Research on Glitch Based on the DSP and FPGA\",\"authors\":\"H. Niu, Weijiang Wang, Zhenjuan Liu\",\"doi\":\"10.1109/ICCECT.2012.234\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The DSP (SMJ320C6701) of TI Company coming with multi-channel buffered serial port McBSP and its work timing is introduced. Using the state machine design ideas of VHDL, high-speed synchronous serial communication interface circuit has been completed between McBSP and FPGA. In a synchronous design, the generation mechanism and solutions is given for the glitch signal, which is generated in the simulation of space borne equipment being in adverse environmental conditions.\",\"PeriodicalId\":153613,\"journal\":{\"name\":\"2012 International Conference on Control Engineering and Communication Technology\",\"volume\":\"4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-12-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 International Conference on Control Engineering and Communication Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCECT.2012.234\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 International Conference on Control Engineering and Communication Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCECT.2012.234","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

介绍了TI公司的DSP (SMJ320C6701)的多通道缓冲串口McBSP及其工作时序。采用VHDL的状态机设计思想，完成了McBSP与FPGA之间的高速同步串行通信接口电路。在同步设计中，给出了星载设备在不利环境条件下仿真时产生的故障信号的产生机理和解决方法。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

High Speed Synchronous Serial Port and Research on Glitch Based on the DSP and FPGA

The DSP (SMJ320C6701) of TI Company coming with multi-channel buffered serial port McBSP and its work timing is introduced. Using the state machine design ideas of VHDL, high-speed synchronous serial communication interface circuit has been completed between McBSP and FPGA. In a synchronous design, the generation mechanism and solutions is given for the glitch signal, which is generated in the simulation of space borne equipment being in adverse environmental conditions.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2012 International Conference on Control Engineering and Communication Technology

自引率

0.00%

发文量