Ken Eguro, S. Neuendorffer, V. Prasanna, Hongbo Rong
{"title":"数据中心fpga专题介绍，第二部分","authors":"Ken Eguro, S. Neuendorffer, V. Prasanna, Hongbo Rong","doi":"10.1145/3495231","DOIUrl":null,"url":null,"abstract":"impact of memory system optimization using and run-time re-source management in using novel applications of FPGA IP cores for data latency and performance tradeoffs in using using FPGAs.","PeriodicalId":162787,"journal":{"name":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)","volume":"88 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-05-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Introduction to Special Issue on FPGAs in Data Centers, Part II\",\"authors\":\"Ken Eguro, S. Neuendorffer, V. Prasanna, Hongbo Rong\",\"doi\":\"10.1145/3495231\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"impact of memory system optimization using and run-time re-source management in using novel applications of FPGA IP cores for data latency and performance tradeoffs in using using FPGAs.\",\"PeriodicalId\":162787,\"journal\":{\"name\":\"ACM Transactions on Reconfigurable Technology and Systems (TRETS)\",\"volume\":\"88 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-05-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ACM Transactions on Reconfigurable Technology and Systems (TRETS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1145/3495231\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/3495231","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Introduction to Special Issue on FPGAs in Data Centers, Part II
impact of memory system optimization using and run-time re-source management in using novel applications of FPGA IP cores for data latency and performance tradeoffs in using using FPGAs.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
