A. Taha, M.A. Abo-El-Soud, R. Abdelrassoul, A. Farrag
{"title":"低功耗CMOS模拟前端无线通信","authors":"A. Taha, M.A. Abo-El-Soud, R. Abdelrassoul, A. Farrag","doi":"10.1109/NRSC.2002.1022656","DOIUrl":null,"url":null,"abstract":"A low-voltage low-power CMOS VLSI circuit for the main part of an analog front-end has been designed for wireless communication systems. Such analog circuits include an antialiasing filter, sample and hold circuit, and sixth order switched-resistor (SR) low-pass filter. The sample and hold circuit and the SR low-pass filter operate at 300 kHz. The effects of feedthrough and dynamic range in these circuits are taken into account. The proposed circuits are realized in a standard 0.35 /spl mu/m CMOS technology. The architecture and circuits described in this paper consumes about 3 mW from a /spl plusmn/1 V power supply.","PeriodicalId":231600,"journal":{"name":"Proceedings of the Nineteenth National Radio Science Conference","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-11-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Low-power CMOS analog front-end for wireless communication\",\"authors\":\"A. Taha, M.A. Abo-El-Soud, R. Abdelrassoul, A. Farrag\",\"doi\":\"10.1109/NRSC.2002.1022656\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A low-voltage low-power CMOS VLSI circuit for the main part of an analog front-end has been designed for wireless communication systems. Such analog circuits include an antialiasing filter, sample and hold circuit, and sixth order switched-resistor (SR) low-pass filter. The sample and hold circuit and the SR low-pass filter operate at 300 kHz. The effects of feedthrough and dynamic range in these circuits are taken into account. The proposed circuits are realized in a standard 0.35 /spl mu/m CMOS technology. The architecture and circuits described in this paper consumes about 3 mW from a /spl plusmn/1 V power supply.\",\"PeriodicalId\":231600,\"journal\":{\"name\":\"Proceedings of the Nineteenth National Radio Science Conference\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-11-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the Nineteenth National Radio Science Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NRSC.2002.1022656\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the Nineteenth National Radio Science Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NRSC.2002.1022656","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Low-power CMOS analog front-end for wireless communication
A low-voltage low-power CMOS VLSI circuit for the main part of an analog front-end has been designed for wireless communication systems. Such analog circuits include an antialiasing filter, sample and hold circuit, and sixth order switched-resistor (SR) low-pass filter. The sample and hold circuit and the SR low-pass filter operate at 300 kHz. The effects of feedthrough and dynamic range in these circuits are taken into account. The proposed circuits are realized in a standard 0.35 /spl mu/m CMOS technology. The architecture and circuits described in this paper consumes about 3 mW from a /spl plusmn/1 V power supply.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
