以FPGA为协处理器的多通道数据流设备的体系结构

{"title":"以FPGA为协处理器的多通道数据流设备的体系结构","authors":"J. Nogiec, P. Thompson","doi":"10.2172/1838494","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":273372,"journal":{"name":"Architecture of a Multi-Channel Data Streaming Device with an FPGA as a Coprocessor","volume":"410 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Architecture of a Multi-Channel Data Streaming Device with an FPGA as a Coprocessor\",\"authors\":\"J. Nogiec, P. Thompson\",\"doi\":\"10.2172/1838494\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":273372,\"journal\":{\"name\":\"Architecture of a Multi-Channel Data Streaming Device with an FPGA as a Coprocessor\",\"volume\":\"410 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Architecture of a Multi-Channel Data Streaming Device with an FPGA as a Coprocessor\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.2172/1838494\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Architecture of a Multi-Channel Data Streaming Device with an FPGA as a Coprocessor","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.2172/1838494","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}