亚微米,金属栅极,高介电常数,无植入,增强模式III-V型mosfet

D. Moran, R. Hill, X. Li, H. Zhou, D. Mclntyre, S. Thoms, R. Droopad, P. Zurcher, K. Rajagopalan, J. Abrokwah, M. Passlack, I. Thayne
{"title":"亚微米,金属栅极,高介电常数,无植入,增强模式III-V型mosfet","authors":"D. Moran, R. Hill, X. Li, H. Zhou, D. Mclntyre, S. Thoms, R. Droopad, P. Zurcher, K. Rajagopalan, J. Abrokwah, M. Passlack, I. Thayne","doi":"10.1109/ESSDERC.2007.4430979","DOIUrl":null,"url":null,"abstract":"The performance of 300 nm, 500 nm and 1 mum metal gate, implant free, enhancement mode III-V MOSFETs are reported. Devices are realised using a 10 nm MBE grown Ga2O3/(GaxGd1-x)2O3 high-kappa (kappa=20) dielectric stack grown upon a delta-doped AlGaAs/InGaAs/AlGaAs/GaAs heterostructure. Enhancement mode operation is maintained across the three reported gate lengths with a reduction in threshold voltage from 0.26 V to 0.08 V as the gate dimension is reduced from 1 mum to 300 nm. An increase in transconductance is also observed with reduced gate dimension. Maximum drain current of 420 muA/mum and extrinsic transconductance of 400 muS/mum are obtained from these devices. Gate leakage current of less than 100 pA and subthreshold slope of 90 mV/decade were obtained for all gate lengths. These are believed to be the highest performance sub-micron enhancement mode III-V MOSFETs reported to date.","PeriodicalId":103959,"journal":{"name":"ESSDERC 2007 - 37th European Solid State Device Research Conference","volume":"164 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Sub-micron, metal gate, high-к dielectric, implant-free, enhancement-mode III-V mosfets\",\"authors\":\"D. Moran, R. Hill, X. Li, H. Zhou, D. Mclntyre, S. Thoms, R. Droopad, P. Zurcher, K. Rajagopalan, J. Abrokwah, M. Passlack, I. Thayne\",\"doi\":\"10.1109/ESSDERC.2007.4430979\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The performance of 300 nm, 500 nm and 1 mum metal gate, implant free, enhancement mode III-V MOSFETs are reported. Devices are realised using a 10 nm MBE grown Ga2O3/(GaxGd1-x)2O3 high-kappa (kappa=20) dielectric stack grown upon a delta-doped AlGaAs/InGaAs/AlGaAs/GaAs heterostructure. Enhancement mode operation is maintained across the three reported gate lengths with a reduction in threshold voltage from 0.26 V to 0.08 V as the gate dimension is reduced from 1 mum to 300 nm. An increase in transconductance is also observed with reduced gate dimension. Maximum drain current of 420 muA/mum and extrinsic transconductance of 400 muS/mum are obtained from these devices. Gate leakage current of less than 100 pA and subthreshold slope of 90 mV/decade were obtained for all gate lengths. These are believed to be the highest performance sub-micron enhancement mode III-V MOSFETs reported to date.\",\"PeriodicalId\":103959,\"journal\":{\"name\":\"ESSDERC 2007 - 37th European Solid State Device Research Conference\",\"volume\":\"164 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ESSDERC 2007 - 37th European Solid State Device Research Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSDERC.2007.4430979\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSDERC 2007 - 37th European Solid State Device Research Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSDERC.2007.4430979","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

报道了300 nm、500 nm和1 μ m金属栅、无植入物、增强模式III-V型mosfet的性能。器件采用在δ掺杂AlGaAs/InGaAs/AlGaAs/GaAs异质结构上生长的10 nm MBE生长的Ga2O3/(GaxGd1-x)2O3高kappa (kappa=20)介电层来实现。当栅极尺寸从1微米减小到300纳米时,在三个栅极长度上保持增强模式操作,阈值电压从0.26 V降低到0.08 V。随着栅极尺寸的减小,也观察到跨导率的增加。这些器件的最大漏极电流为420 μ a /mum,外部跨导为400 μ a /mum。在所有栅极长度下,栅极泄漏电流均小于100 pA,亚阈值斜率为90 mV/ 10年。这些被认为是迄今为止报道的性能最高的亚微米增强模式III-V mosfet。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Sub-micron, metal gate, high-к dielectric, implant-free, enhancement-mode III-V mosfets
The performance of 300 nm, 500 nm and 1 mum metal gate, implant free, enhancement mode III-V MOSFETs are reported. Devices are realised using a 10 nm MBE grown Ga2O3/(GaxGd1-x)2O3 high-kappa (kappa=20) dielectric stack grown upon a delta-doped AlGaAs/InGaAs/AlGaAs/GaAs heterostructure. Enhancement mode operation is maintained across the three reported gate lengths with a reduction in threshold voltage from 0.26 V to 0.08 V as the gate dimension is reduced from 1 mum to 300 nm. An increase in transconductance is also observed with reduced gate dimension. Maximum drain current of 420 muA/mum and extrinsic transconductance of 400 muS/mum are obtained from these devices. Gate leakage current of less than 100 pA and subthreshold slope of 90 mV/decade were obtained for all gate lengths. These are believed to be the highest performance sub-micron enhancement mode III-V MOSFETs reported to date.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信