Cryptographic architecture for co-process on consumer electronics devices

This work describes a top level architecture for a general cryptographic process targeting FPGA. This architecture can be implemented for any crypto system, a symmetric or asymmetric process. The architecture allows pipeline implementation on operations. The results measured with Elliptic Curve Cryptography (ECC) presents that this architecture is efficient in FPGA technology and is an option focusing the future demand.