级联电压开关逻辑:差分CMOS逻辑系列

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers Pub Date : 1900-01-01 DOI:10.1109/ISSCC.1984.1156629

L. Heller, W. R. Griffin, James W Davis, Nandor G Thorna

{"title":"级联电压开关逻辑:差分CMOS逻辑系列","authors":"L. Heller, W. R. Griffin, James W Davis, Nandor G Thorna","doi":"10.1109/ISSCC.1984.1156629","DOIUrl":null,"url":null,"abstract":"A differential CMOS Logic family that is well suited to automated logic minimization and placement and routing techniques, yet has comparable performance to conventional CMOS, will be described. A CMOS circuit using 10,880 NMOS differential pairs has been developed using this approach.","PeriodicalId":260117,"journal":{"name":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"519","resultStr":"{\"title\":\"Cascode voltage switch logic: A differential CMOS logic family\",\"authors\":\"L. Heller, W. R. Griffin, James W Davis, Nandor G Thorna\",\"doi\":\"10.1109/ISSCC.1984.1156629\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A differential CMOS Logic family that is well suited to automated logic minimization and placement and routing techniques, yet has comparable performance to conventional CMOS, will be described. A CMOS circuit using 10,880 NMOS differential pairs has been developed using this approach.\",\"PeriodicalId\":260117,\"journal\":{\"name\":\"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"519\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.1984.1156629\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.1984.1156629","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 519

摘要

差分CMOS逻辑系列非常适合自动化逻辑最小化和放置和路由技术，但具有与传统CMOS相当的性能，将被描述。使用这种方法开发了一个使用10,880 NMOS差分对的CMOS电路。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Cascode voltage switch logic: A differential CMOS logic family

A differential CMOS Logic family that is well suited to automated logic minimization and placement and routing techniques, yet has comparable performance to conventional CMOS, will be described. A CMOS circuit using 10,880 NMOS differential pairs has been developed using this approach.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

自引率

0.00%

发文量