快速开关低杂散6-18 GHz混合频率合成器

S. Biswas, V. Revathi
{"title":"快速开关低杂散6-18 GHz混合频率合成器","authors":"S. Biswas, V. Revathi","doi":"10.1109/IMARC.2015.7411404","DOIUrl":null,"url":null,"abstract":"A 6-18 GHz wideband frequency synthesizer with 100 kHz frequency resolution using hybrid Direct Digital Synthesizer (DDS) and Phase Locked Loop (PLL) architecture is presented in this paper. The DDS is used as a reference to the PLL multiplier to extend the frequency range. To achieve fast frequency switching from the overall architecture the PLL is optimized with wide loop bandwidth. But the compromise in doing so is the insufficient rejection of the high close-in DDS spurs by the loop filter. A low spurious noise is achieved in this design by avoiding the bands of DDS frequencies with close-in spurs less than the PLL loop bandwidth using alternate DDS frequencies and consecutive PLL division ratios. Maximum switching time of 6 us and spur levels less than -50 dBc is achieved from the developed module. This module can be used as frequency-agile Local Oscillator (LO) in wideband microwave receivers.","PeriodicalId":307742,"journal":{"name":"2015 IEEE MTT-S International Microwave and RF Conference (IMaRC)","volume":"37 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A fast-switching low-spurious 6–18 GHz hybrid frequency synthesizer\",\"authors\":\"S. Biswas, V. Revathi\",\"doi\":\"10.1109/IMARC.2015.7411404\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 6-18 GHz wideband frequency synthesizer with 100 kHz frequency resolution using hybrid Direct Digital Synthesizer (DDS) and Phase Locked Loop (PLL) architecture is presented in this paper. The DDS is used as a reference to the PLL multiplier to extend the frequency range. To achieve fast frequency switching from the overall architecture the PLL is optimized with wide loop bandwidth. But the compromise in doing so is the insufficient rejection of the high close-in DDS spurs by the loop filter. A low spurious noise is achieved in this design by avoiding the bands of DDS frequencies with close-in spurs less than the PLL loop bandwidth using alternate DDS frequencies and consecutive PLL division ratios. Maximum switching time of 6 us and spur levels less than -50 dBc is achieved from the developed module. This module can be used as frequency-agile Local Oscillator (LO) in wideband microwave receivers.\",\"PeriodicalId\":307742,\"journal\":{\"name\":\"2015 IEEE MTT-S International Microwave and RF Conference (IMaRC)\",\"volume\":\"37 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 IEEE MTT-S International Microwave and RF Conference (IMaRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IMARC.2015.7411404\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE MTT-S International Microwave and RF Conference (IMaRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMARC.2015.7411404","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

提出了一种采用直接数字合成器(DDS)和锁相环(PLL)混合结构的100khz频率分辨率的6- 18ghz宽带频率合成器。DDS用作锁相环乘法器的参考,以扩展频率范围。为了实现从整体架构的快速频率切换,锁相环被优化为宽环路带宽。但这样做的妥协是环路滤波器对高近端DDS杂散的抑制不足。通过使用交替的DDS频率和连续的锁相环分割比,避免了DDS频率的近杂散小于锁相环带宽的频带,从而实现了低杂散噪声。最大开关时间为6 us,杂散电平小于-50 dBc。该模块可作为宽带微波接收机的频率捷变本振(LO)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A fast-switching low-spurious 6–18 GHz hybrid frequency synthesizer
A 6-18 GHz wideband frequency synthesizer with 100 kHz frequency resolution using hybrid Direct Digital Synthesizer (DDS) and Phase Locked Loop (PLL) architecture is presented in this paper. The DDS is used as a reference to the PLL multiplier to extend the frequency range. To achieve fast frequency switching from the overall architecture the PLL is optimized with wide loop bandwidth. But the compromise in doing so is the insufficient rejection of the high close-in DDS spurs by the loop filter. A low spurious noise is achieved in this design by avoiding the bands of DDS frequencies with close-in spurs less than the PLL loop bandwidth using alternate DDS frequencies and consecutive PLL division ratios. Maximum switching time of 6 us and spur levels less than -50 dBc is achieved from the developed module. This module can be used as frequency-agile Local Oscillator (LO) in wideband microwave receivers.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信