接口和成像的自定义电路。会话14

Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571) Pub Date : 1900-01-01 DOI:10.1109/cicc.2004.1358798

T. Kuroda, T. Sakurai

{"title":"接口和成像的自定义电路。会话14","authors":"T. Kuroda, T. Sakurai","doi":"10.1109/cicc.2004.1358798","DOIUrl":null,"url":null,"abstract":"The first paper of the session is discussing an area-efficient system LSI used for DVD products. A 0.13-pm CMOS is employed. By optimizing the chip architecture and implementation scheme, the SoC successfully reduced the die size from previous 64 mm2 to this 34 mm2 without degrading the performance and functionality. Fully digital equalizers with oversampling method is employed in the novel PRML (Partial Response Maximum Likelihood) read channel to improve system stability while maintaining channel quality.","PeriodicalId":407909,"journal":{"name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","volume":"106 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Custom circuits for interfaces and imaging - Session 14\",\"authors\":\"T. Kuroda, T. Sakurai\",\"doi\":\"10.1109/cicc.2004.1358798\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The first paper of the session is discussing an area-efficient system LSI used for DVD products. A 0.13-pm CMOS is employed. By optimizing the chip architecture and implementation scheme, the SoC successfully reduced the die size from previous 64 mm2 to this 34 mm2 without degrading the performance and functionality. Fully digital equalizers with oversampling method is employed in the novel PRML (Partial Response Maximum Likelihood) read channel to improve system stability while maintaining channel quality.\",\"PeriodicalId\":407909,\"journal\":{\"name\":\"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)\",\"volume\":\"106 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/cicc.2004.1358798\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/cicc.2004.1358798","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

会议的第一篇论文是讨论用于DVD产品的面积高效系统LSI。采用0.13 pm CMOS。通过优化芯片架构和实现方案，该SoC成功地将芯片尺寸从以前的64 mm2减小到34 mm2，而不会降低性能和功能。在新的PRML (Partial Response Maximum Likelihood，部分响应最大似然)读信道中采用了带过采样方法的全数字均衡器，在保持信道质量的同时提高了系统的稳定性。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Custom circuits for interfaces and imaging - Session 14

The first paper of the session is discussing an area-efficient system LSI used for DVD products. A 0.13-pm CMOS is employed. By optimizing the chip architecture and implementation scheme, the SoC successfully reduced the die size from previous 64 mm2 to this 34 mm2 without degrading the performance and functionality. Fully digital equalizers with oversampling method is employed in the novel PRML (Partial Response Maximum Likelihood) read channel to improve system stability while maintaining channel quality.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)

自引率

0.00%

发文量