一个90至170V可扩展的P-LDMOS，附带高压PJFET

2012 24th International Symposium on Power Semiconductor Devices and ICs Pub Date : 2012-06-03 DOI:10.1109/ISPSD.2012.6229040

J. Ellis-Monaghan, Yun Shi, S. Sharma, N. Feilchenfeld, T. Letavic, R. Phelps, C. Hedges, D. Cook, J. Dunn

{"title":"一个90至170V可扩展的P-LDMOS，附带高压PJFET","authors":"J. Ellis-Monaghan, Yun Shi, S. Sharma, N. Feilchenfeld, T. Letavic, R. Phelps, C. Hedges, D. Cook, J. Dunn","doi":"10.1109/ISPSD.2012.6229040","DOIUrl":null,"url":null,"abstract":"A novel JFET redesign of a laterally scaled P-LDMOS device is presented. The P-LDMOS device has excellent Rsp as it is scaled from 90V to 170V operation. This P-LDMOS design is modified to produce a 100V PJFET with good turn-off characteristics and a relatively low Vpinch of 3-7V.","PeriodicalId":371298,"journal":{"name":"2012 24th International Symposium on Power Semiconductor Devices and ICs","volume":"56 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 90 to 170V scalable P-LDMOS with accompanied high voltage PJFET\",\"authors\":\"J. Ellis-Monaghan, Yun Shi, S. Sharma, N. Feilchenfeld, T. Letavic, R. Phelps, C. Hedges, D. Cook, J. Dunn\",\"doi\":\"10.1109/ISPSD.2012.6229040\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A novel JFET redesign of a laterally scaled P-LDMOS device is presented. The P-LDMOS device has excellent Rsp as it is scaled from 90V to 170V operation. This P-LDMOS design is modified to produce a 100V PJFET with good turn-off characteristics and a relatively low Vpinch of 3-7V.\",\"PeriodicalId\":371298,\"journal\":{\"name\":\"2012 24th International Symposium on Power Semiconductor Devices and ICs\",\"volume\":\"56 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-06-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 24th International Symposium on Power Semiconductor Devices and ICs\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISPSD.2012.6229040\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 24th International Symposium on Power Semiconductor Devices and ICs","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.2012.6229040","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

提出了一种新的横向缩放P-LDMOS器件的JFET设计。P-LDMOS器件具有优异的Rsp，因为它可以从90V缩放到170V工作。该P-LDMOS设计经过改进，可产生100V的PJFET，具有良好的关断特性和相对较低的3-7V电压。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 90 to 170V scalable P-LDMOS with accompanied high voltage PJFET

A novel JFET redesign of a laterally scaled P-LDMOS device is presented. The P-LDMOS device has excellent Rsp as it is scaled from 90V to 170V operation. This P-LDMOS design is modified to produce a 100V PJFET with good turn-off characteristics and a relatively low Vpinch of 3-7V.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2012 24th International Symposium on Power Semiconductor Devices and ICs

自引率

0.00%

发文量