神经网络与传统PC集成中的性能和缓存问题

Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290) Pub Date : 2002-08-07 DOI:10.1109/IJCNN.2002.1005534

V. Gosasang, T. Tanprasert

{"title":"神经网络与传统PC集成中的性能和缓存问题","authors":"V. Gosasang, T. Tanprasert","doi":"10.1109/IJCNN.2002.1005534","DOIUrl":null,"url":null,"abstract":"This paper presents an analysis on the integration of Neural Network hardware to PC and a solution to the cache coherence problem. An analysis is achieved by determining clock cycles in CPU operation compared to mixed CPU-ANN mode. Cache coherence problem is resolved by hardware-based protocol executed on an additional cache consistency controller.","PeriodicalId":382771,"journal":{"name":"Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290)","volume":"57 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Performance and caching issues in an integration of neural net and conventional PC\",\"authors\":\"V. Gosasang, T. Tanprasert\",\"doi\":\"10.1109/IJCNN.2002.1005534\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an analysis on the integration of Neural Network hardware to PC and a solution to the cache coherence problem. An analysis is achieved by determining clock cycles in CPU operation compared to mixed CPU-ANN mode. Cache coherence problem is resolved by hardware-based protocol executed on an additional cache consistency controller.\",\"PeriodicalId\":382771,\"journal\":{\"name\":\"Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290)\",\"volume\":\"57 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-08-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IJCNN.2002.1005534\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IJCNN.2002.1005534","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

本文分析了神经网络硬件与PC机的集成，并提出了一种解决缓存一致性问题的方法。通过与CPU- ann混合模式比较，确定CPU操作中的时钟周期来进行分析。缓存一致性问题通过在附加的缓存一致性控制器上执行基于硬件的协议来解决。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Performance and caching issues in an integration of neural net and conventional PC

This paper presents an analysis on the integration of Neural Network hardware to PC and a solution to the cache coherence problem. An analysis is achieved by determining clock cycles in CPU operation compared to mixed CPU-ANN mode. Cache coherence problem is resolved by hardware-based protocol executed on an additional cache consistency controller.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290)

自引率

0.00%

发文量