CASPAR固件接口在PYNQ-Z2上的实现

X. Duan, Jian Li, X. Pei, T. Ergesh, Zhi-Qun Wen, Mao-zheng Chen
{"title":"CASPAR固件接口在PYNQ-Z2上的实现","authors":"X. Duan, Jian Li, X. Pei, T. Ergesh, Zhi-Qun Wen, Mao-zheng Chen","doi":"10.1109/MAPE53743.2022.9935197","DOIUrl":null,"url":null,"abstract":"We proposed a new efficient and flexible FPGA design method for the PYNQ-Z2 platform. The CASPER firmware interface is developed based on the PYNQ-Z2, and the FPGA firmware programs are designed using the CASPER toolflow. We used the PYNQ system to create a TCP service for communication with the CASPER library to enable remote real-time interaction, configuration, program loading and data reading from the hardware platform. The performance of the implemented CASPER platform is verified by designing firmware programs for GPIO, software registers, FIR digital filters and related experiments. The implemented approach provides rich development resources for FPGA development, shortens development cycle, improves development efficiency, and greatly simplifies the FPGA firmware design flow through platform-independent hardware and software.","PeriodicalId":442568,"journal":{"name":"2022 IEEE 9th International Symposium on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications (MAPE)","volume":"63 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-08-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Implementation of CASPAR Firmware Interface on PYNQ-Z2\",\"authors\":\"X. Duan, Jian Li, X. Pei, T. Ergesh, Zhi-Qun Wen, Mao-zheng Chen\",\"doi\":\"10.1109/MAPE53743.2022.9935197\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We proposed a new efficient and flexible FPGA design method for the PYNQ-Z2 platform. The CASPER firmware interface is developed based on the PYNQ-Z2, and the FPGA firmware programs are designed using the CASPER toolflow. We used the PYNQ system to create a TCP service for communication with the CASPER library to enable remote real-time interaction, configuration, program loading and data reading from the hardware platform. The performance of the implemented CASPER platform is verified by designing firmware programs for GPIO, software registers, FIR digital filters and related experiments. The implemented approach provides rich development resources for FPGA development, shortens development cycle, improves development efficiency, and greatly simplifies the FPGA firmware design flow through platform-independent hardware and software.\",\"PeriodicalId\":442568,\"journal\":{\"name\":\"2022 IEEE 9th International Symposium on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications (MAPE)\",\"volume\":\"63 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-08-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE 9th International Symposium on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications (MAPE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MAPE53743.2022.9935197\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 9th International Symposium on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications (MAPE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MAPE53743.2022.9935197","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

针对PYNQ-Z2平台,提出了一种高效灵活的FPGA设计方法。基于PYNQ-Z2开发了CASPER固件接口,利用CASPER工具流设计了FPGA固件程序。我们使用PYNQ系统创建了一个TCP服务,用于与CASPER库通信,以实现远程实时交互、配置、程序加载和从硬件平台读取数据。通过设计GPIO、软件寄存器、FIR数字滤波器的固件程序和相关实验,验证了所实现的CASPER平台的性能。实现的方法为FPGA开发提供了丰富的开发资源,缩短了开发周期,提高了开发效率,并且通过与平台无关的硬件和软件大大简化了FPGA固件的设计流程。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Implementation of CASPAR Firmware Interface on PYNQ-Z2
We proposed a new efficient and flexible FPGA design method for the PYNQ-Z2 platform. The CASPER firmware interface is developed based on the PYNQ-Z2, and the FPGA firmware programs are designed using the CASPER toolflow. We used the PYNQ system to create a TCP service for communication with the CASPER library to enable remote real-time interaction, configuration, program loading and data reading from the hardware platform. The performance of the implemented CASPER platform is verified by designing firmware programs for GPIO, software registers, FIR digital filters and related experiments. The implemented approach provides rich development resources for FPGA development, shortens development cycle, improves development efficiency, and greatly simplifies the FPGA firmware design flow through platform-independent hardware and software.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信