超低能耗应用的三端口nrel寄存器文件

ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514) Pub Date : 2000-08-01 DOI:10.1145/344166.344565

Jun-Ho Kwon, Joonho Lim, S. Chae

{"title":"超低能耗应用的三端口nrel寄存器文件","authors":"Jun-Ho Kwon, Joonho Lim, S. Chae","doi":"10.1145/344166.344565","DOIUrl":null,"url":null,"abstract":"In this paper, we propose an adiabatic register file for ultra-low-energy applications, which uses a new reversible adiabatic logic, nRERL. The nRERL register file discards garbage information with minimal energy dissipation. We designed a 16/spl times/8b three-port nRERL register file. From SPICE simulations, we found that the nRERL register file consumes less than 10% of the energy consumed in the conventional register file at a frequency of lower than 1 MHz. We also describe how to design a RAM, a large array of storage cells.","PeriodicalId":188020,"journal":{"name":"ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514)","volume":"57 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"19","resultStr":"{\"title\":\"A three-port nRERL register file for ultra-low-energy applications\",\"authors\":\"Jun-Ho Kwon, Joonho Lim, S. Chae\",\"doi\":\"10.1145/344166.344565\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we propose an adiabatic register file for ultra-low-energy applications, which uses a new reversible adiabatic logic, nRERL. The nRERL register file discards garbage information with minimal energy dissipation. We designed a 16/spl times/8b three-port nRERL register file. From SPICE simulations, we found that the nRERL register file consumes less than 10% of the energy consumed in the conventional register file at a frequency of lower than 1 MHz. We also describe how to design a RAM, a large array of storage cells.\",\"PeriodicalId\":188020,\"journal\":{\"name\":\"ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514)\",\"volume\":\"57 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"19\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1145/344166.344565\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/344166.344565","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 19

摘要

本文提出了一种适用于超低能应用的绝热寄存器文件，该文件采用了一种新的可逆绝热逻辑nrel。nRERL寄存器文件以最小的能耗丢弃垃圾信息。我们设计了一个16/spl times/8b的三端口nerrl寄存器文件。从SPICE模拟中，我们发现在低于1 MHz的频率下，nrel寄存器文件消耗的能量不到传统寄存器文件消耗的能量的10%。我们还描述了如何设计RAM，一种大型存储单元阵列。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A three-port nRERL register file for ultra-low-energy applications

In this paper, we propose an adiabatic register file for ultra-low-energy applications, which uses a new reversible adiabatic logic, nRERL. The nRERL register file discards garbage information with minimal energy dissipation. We designed a 16/spl times/8b three-port nRERL register file. From SPICE simulations, we found that the nRERL register file consumes less than 10% of the energy consumed in the conventional register file at a frequency of lower than 1 MHz. We also describe how to design a RAM, a large array of storage cells.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514)

自引率

0.00%

发文量