混合全加法器的设计，以实现功率最小化和高速，使用xor和xnor门

{"title":"混合全加法器的设计，以实现功率最小化和高速，使用xor和xnor门","authors":"K. Pramod","doi":"10.26634/jele.10.1.16227","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":362326,"journal":{"name":"i-manager’s Journal on Electronics Engineering","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"DESIGN OF HYBRID FULL ADDERS FOR POWER MINIMIZATION\\nAND HIGH SPEED USING XOR AND XNOR GATES\",\"authors\":\"K. Pramod\",\"doi\":\"10.26634/jele.10.1.16227\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":362326,\"journal\":{\"name\":\"i-manager’s Journal on Electronics Engineering\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"i-manager’s Journal on Electronics Engineering\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.26634/jele.10.1.16227\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"i-manager’s Journal on Electronics Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.26634/jele.10.1.16227","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}