Minho Choi, Chan-Ho Kye, Jonghyun Oh, Min-Seong Choo, D. Jeong
{"title":"27.7用于0.0054mm2控制器和80ns恢复时间的数字系统的可合成数字AOT 4相降压稳压器","authors":"Minho Choi, Chan-Ho Kye, Jonghyun Oh, Min-Seong Choo, D. Jeong","doi":"10.1109/ISSCC.2019.8662453","DOIUrl":null,"url":null,"abstract":"Achieving a fast-transient response is a major challenge when designing a switching regulator for a processor. Furthermore, high-frequency operation with small passive devices and robust control with a small area footprint in a CMOS-logic process are essential for integrated digital-system voltage regulators. A 4-phase hysteretic converter [1] has a superior transient response using a 3.3V input voltage. However, the analog control circuit under a low input voltage suffers from limited dynamic range. Although a time-based design [2] minimizes the use of analog circuits, it still requires an accurate analog-to-time converter and exhibits only a moderate transient response time. A buck voltage regulator (VR) with a digital controller has been proposed for modern digital systems [3], [4], since it can take advantage of the advanced digital process. However, with a conventional digital proportional-integral-derivative (PID) controller it is difficult to offer high bandwidth due to the large power and chip area of the PID and the required multi-bit ADC. Thus, an additional circuit, the resistive transient assist (RTA), was proposed [4]. This paper presents an all-digital synthesizable VR using a digitally-adaptive on-time (DAOT) controller implemented in a CMOS logic process to achieve a fast recovery time.","PeriodicalId":265551,"journal":{"name":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)","volume":"95 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"27.7 A Synthesizable Digital AOT 4-Phase Buck Voltage Regulator for Digital Systems with 0.0054mm2 Controller and 80ns Recovery Time\",\"authors\":\"Minho Choi, Chan-Ho Kye, Jonghyun Oh, Min-Seong Choo, D. Jeong\",\"doi\":\"10.1109/ISSCC.2019.8662453\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Achieving a fast-transient response is a major challenge when designing a switching regulator for a processor. Furthermore, high-frequency operation with small passive devices and robust control with a small area footprint in a CMOS-logic process are essential for integrated digital-system voltage regulators. A 4-phase hysteretic converter [1] has a superior transient response using a 3.3V input voltage. However, the analog control circuit under a low input voltage suffers from limited dynamic range. Although a time-based design [2] minimizes the use of analog circuits, it still requires an accurate analog-to-time converter and exhibits only a moderate transient response time. A buck voltage regulator (VR) with a digital controller has been proposed for modern digital systems [3], [4], since it can take advantage of the advanced digital process. However, with a conventional digital proportional-integral-derivative (PID) controller it is difficult to offer high bandwidth due to the large power and chip area of the PID and the required multi-bit ADC. Thus, an additional circuit, the resistive transient assist (RTA), was proposed [4]. This paper presents an all-digital synthesizable VR using a digitally-adaptive on-time (DAOT) controller implemented in a CMOS logic process to achieve a fast recovery time.\",\"PeriodicalId\":265551,\"journal\":{\"name\":\"2019 IEEE International Solid- State Circuits Conference - (ISSCC)\",\"volume\":\"95 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-02-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE International Solid- State Circuits Conference - (ISSCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2019.8662453\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2019.8662453","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
27.7 A Synthesizable Digital AOT 4-Phase Buck Voltage Regulator for Digital Systems with 0.0054mm2 Controller and 80ns Recovery Time
Achieving a fast-transient response is a major challenge when designing a switching regulator for a processor. Furthermore, high-frequency operation with small passive devices and robust control with a small area footprint in a CMOS-logic process are essential for integrated digital-system voltage regulators. A 4-phase hysteretic converter [1] has a superior transient response using a 3.3V input voltage. However, the analog control circuit under a low input voltage suffers from limited dynamic range. Although a time-based design [2] minimizes the use of analog circuits, it still requires an accurate analog-to-time converter and exhibits only a moderate transient response time. A buck voltage regulator (VR) with a digital controller has been proposed for modern digital systems [3], [4], since it can take advantage of the advanced digital process. However, with a conventional digital proportional-integral-derivative (PID) controller it is difficult to offer high bandwidth due to the large power and chip area of the PID and the required multi-bit ADC. Thus, an additional circuit, the resistive transient assist (RTA), was proposed [4]. This paper presents an all-digital synthesizable VR using a digitally-adaptive on-time (DAOT) controller implemented in a CMOS logic process to achieve a fast recovery time.