冗余二进制乘法器的一种备选方案

Chip-Hong Chang, Yajuan He, J. Gu
{"title":"冗余二进制乘法器的一种备选方案","authors":"Chip-Hong Chang, Yajuan He, J. Gu","doi":"10.1109/APCCAS.2004.1412684","DOIUrl":null,"url":null,"abstract":"This work addresses the feasibility of re-engineering the multiplier architecture that is based on a new redundant number representation called the non-carry-propagation (NCP) format to avoid carry propagation. The preliminary theoretical assessments and simulation result show that this multiplier possesses certain revelatory features that make it a potential alternative approach to conventional redundant binary multiplier. The characteristics of NCP number and the structure of NCP adders array are analyzed. A new reverse converter was also proposed to simplify the converter circuit that converts the final redundant binary number into the corresponding 2's complement number. A recommended gate-level implementation of the multiplier based on this new architecture is also presented.","PeriodicalId":426683,"journal":{"name":"The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings.","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-12-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"An alternative scheme of redundant binary multiplier\",\"authors\":\"Chip-Hong Chang, Yajuan He, J. Gu\",\"doi\":\"10.1109/APCCAS.2004.1412684\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work addresses the feasibility of re-engineering the multiplier architecture that is based on a new redundant number representation called the non-carry-propagation (NCP) format to avoid carry propagation. The preliminary theoretical assessments and simulation result show that this multiplier possesses certain revelatory features that make it a potential alternative approach to conventional redundant binary multiplier. The characteristics of NCP number and the structure of NCP adders array are analyzed. A new reverse converter was also proposed to simplify the converter circuit that converts the final redundant binary number into the corresponding 2's complement number. A recommended gate-level implementation of the multiplier based on this new architecture is also presented.\",\"PeriodicalId\":426683,\"journal\":{\"name\":\"The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings.\",\"volume\":\"21 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-12-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APCCAS.2004.1412684\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCCAS.2004.1412684","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

这项工作解决了重新设计乘数架构的可行性,该架构基于一种称为非进位传播(NCP)格式的新冗余数表示,以避免进位传播。初步的理论评价和仿真结果表明,该乘法器具有一定的启示性,使其成为传统冗余二进制乘法器的潜在替代方案。分析了NCP数的特点和NCP加法器阵列的结构。为了简化转换电路,提出了一种新的反向转换器,将最终的冗余二进制数转换为相应的2的补码数。在此基础上提出了一种推荐的门级乘数实现方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An alternative scheme of redundant binary multiplier
This work addresses the feasibility of re-engineering the multiplier architecture that is based on a new redundant number representation called the non-carry-propagation (NCP) format to avoid carry propagation. The preliminary theoretical assessments and simulation result show that this multiplier possesses certain revelatory features that make it a potential alternative approach to conventional redundant binary multiplier. The characteristics of NCP number and the structure of NCP adders array are analyzed. A new reverse converter was also proposed to simplify the converter circuit that converts the final redundant binary number into the corresponding 2's complement number. A recommended gate-level implementation of the multiplier based on this new architecture is also presented.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信