A Display Processor Conforming To All ATV Formats With 188-tap FIR Filters And 284 Kb FIFO Memories

To achieve a single chip solution for a display processor conforming to all DTV formats, various hardwired approaches such as the write end toggle signal (WETS) based design technique and dynamic voltage sensing FIFO architecture have been developed. As a result, all functions including macroblock-to-raster conversion, frame/filed rate conversion, scan format conversion, and ordinary picture making functions such as color interpolation, enhancement, inverse matrix, on screen display, and D/A conversion have been successfully integrated into a single chip. The display processor has a total memory capacity of 284 Kb and filters with a total of 188 taps in an area of 14.9 mm/spl times/14.9 mm. It was fabricated in 0.5 um CMOS technology with 2-metal.