发布求助
文献互助 智能选刊 最新文献

2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping最新文献

筛选
英文 中文
High-Level Estimation of Execution Time and Energy Consumption for Fast Homogeneous MPSoCs Prototyping 快速同构mpsoc原型的执行时间和能量消耗的高级估计
2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping Pub Date : 2008-06-02 DOI: 10.1109/RSP.2008.25
S. J. Filho, A. Aguiar, C. Marcon, Fabiano Hessel
{"title":"High-Level Estimation of Execution Time and Energy Consumption for Fast Homogeneous MPSoCs Prototyping","authors":"S. J. Filho, A. Aguiar, C. Marcon, Fabiano Hessel","doi":"10.1109/RSP.2008.25","DOIUrl":"https://doi.org/10.1109/RSP.2008.25","url":null,"abstract":"In order to fulfill the increasing performance requirements, complex embedded systems design makes use of many processors communicating through efficient infrastructures, performing multiprocessor-systems-on-chip (MPSoCs). Issues related to execution time and energy consumption estimations become more relevant during the design stage of such systems, in order to verify their compliance with the specification. Different estimation techniques have been proposed, including analytical and simulation-based methods. Analytical methods are faster than simulation-based methods, but the system description is more complex, and sometimes this approach conducts to low precision results misleading future design steps. On the other hand, the more accurate results achieved with simulation-based method, using low-level descriptions, may delay the design making it unfeasible or at least affecting the time-to-market. In this context, improvements in simulation-based methods become pertinent. This paper presents a study, a design flow and a tool for high-level simulation-based estimation of execution time and energy consumption of homogeneous MPSoCs. The implemented tool, which employs the methodology presented in this paper, improved dramatically simulation times when compared to RTL simulations. The preliminary results show that, for some cases, the RTL simulation takes tens hours while the implemented tool gets close estimation results in just few seconds.","PeriodicalId":436363,"journal":{"name":"2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping","volume":"1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"123520533","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 15
A Novel System-on-Chip Architecture for Efficient Image Processing 一种用于高效图像处理的新型片上系统架构
2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping Pub Date : 2008-06-02 DOI: 10.1109/RSP.2008.33
V. Mariatos, K. Adaos, G. Alexiou
{"title":"A Novel System-on-Chip Architecture for Efficient Image Processing","authors":"V. Mariatos, K. Adaos, G. Alexiou","doi":"10.1109/RSP.2008.33","DOIUrl":"https://doi.org/10.1109/RSP.2008.33","url":null,"abstract":"Complex image processing algorithms, when implemented on chip, require a significant amount of memory. Communication between the processing elements of an image processing system consumes most of the bandwidth of the system bus. This paper presents a novel architecture for a system on chip targeting image processing applications. Main focus is placed on optimizing the communication overhead between the image processing elements. Evaluation of this architecture is made in a custom FPGA platform and in ASIC implementation.","PeriodicalId":436363,"journal":{"name":"2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping","volume":"16 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"125697304","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
A Coverage-Driven Constraint Random-Based Functional Verification Method of Memory Controller 一种基于覆盖驱动约束随机的内存控制器功能验证方法
2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping Pub Date : 2008-06-02 DOI: 10.1109/RSP.2008.12
Yingpan Wu, Lixin Yu, Lidong Lan, Haiyang Zhou
{"title":"A Coverage-Driven Constraint Random-Based Functional Verification Method of Memory Controller","authors":"Yingpan Wu, Lixin Yu, Lidong Lan, Haiyang Zhou","doi":"10.1109/RSP.2008.12","DOIUrl":"https://doi.org/10.1109/RSP.2008.12","url":null,"abstract":"This paper presents a coverage-driven Constraint random-based functional verification method of memory controller in a microprocessor. Many special functions are integrated into this memory controller for anti-radiating, so it is more difficult to verify . This system of verification, which is creating by means of verification methodology manual (VMM) for systemverilog and classification trees, is reusable, scalable, configurable and can reduce time of verification.","PeriodicalId":436363,"journal":{"name":"2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping","volume":"6 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"133189741","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 6
ASIP-controlled Inverse Integer Transform for H.264/AVC Compression 用于H.264/AVC压缩的asip控制的逆整数变换
2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping Pub Date : 2008-06-02 DOI: 10.1109/RSP.2008.34
N. Ngo, T. Do, T. M. Le, Y. S. Kadam, A. Bermak
{"title":"ASIP-controlled Inverse Integer Transform for H.264/AVC Compression","authors":"N. Ngo, T. Do, T. M. Le, Y. S. Kadam, A. Bermak","doi":"10.1109/RSP.2008.34","DOIUrl":"https://doi.org/10.1109/RSP.2008.34","url":null,"abstract":"In this paper, an application-specific instruction set processor (ASIP) -controlled inverse integer transform IP block on a system-on-chip (SoC) platform is proposed. The proposed design is implemented as an independently operated IP block connected to the ASIP via the Wishbone SoC bus. It features both 4times4 and 8times8 inverse integer transform with additional support for 2times2 and 4times4 Hadamard transforms of DC coefficients. Design portability can be achieved by using the open Wishbone standard for the system bus with a moderate increase in system area. The IP block is controlled by an ASIP which allows functional testability and design flexibility. Compared with existing designs in its class, the circuit area of this design is considerably minimal due to the embodiment of 4times4 circuit in the 8times8 circuit, while achieving a speed of 176 MHz.","PeriodicalId":436363,"journal":{"name":"2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping","volume":"39 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132283727","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 13
Design Flow for Reconfiguration Based on the Overlaying Concept 基于叠加概念的重构设计流程
2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping Pub Date : 2008-06-02 DOI: 10.1109/RSP.2008.20
André Meisel, Alexander Draeger, Sven Schneider, W. Hardt
{"title":"Design Flow for Reconfiguration Based on the Overlaying Concept","authors":"André Meisel, Alexander Draeger, Sven Schneider, W. Hardt","doi":"10.1109/RSP.2008.20","DOIUrl":"https://doi.org/10.1109/RSP.2008.20","url":null,"abstract":"Reconfigurable hardware combines the flexibility of software and the efficiency of hardware. Thus, embedded systems can benefit from reconfiguration techniques. Many special aspects of dynamic and partial reconfiguration have been already analyzed. On the one hand reconfiguration is mostly used like a hot-plug mechanism. On the other hand approaches similar to the overlaying technique, known from the Pascal runtime library, can be used. The overlaying algorithm schedules different functions to the same hardware resource during runtime. In this paper, the overlaying concept is adapted to reconfiguration. The used reconfiguration model is presented and the costs are optimized and evaluated. The average reconfiguration time is minimized. These methods have been integrated into the design flow for reconfiguration. This approach is best suited for small FPGAs, which are crucial in embedded system design.","PeriodicalId":436363,"journal":{"name":"2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping","volume":"159 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114920540","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 5
Requirement Traceability in Software Development Process: An Empirical Approach 软件开发过程中的需求跟踪:一种经验方法
2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping Pub Date : 2008-06-01 DOI: 10.1109/RSP.2008.14
S. Sengupta, A. Kanjilal, S. Bhattacharya
{"title":"Requirement Traceability in Software Development Process: An Empirical Approach","authors":"S. Sengupta, A. Kanjilal, S. Bhattacharya","doi":"10.1109/RSP.2008.14","DOIUrl":"https://doi.org/10.1109/RSP.2008.14","url":null,"abstract":"One of the biggest challenges in the software industry is to ensure that a software product meets all user specifications. In this paper, we propose to establish traceability of functional requirements expressed in a SRS document among different UML diagrams that are used in requirement analysis and design phases. We have used Z notation as the formal language for representing the SRS and design artifacts and this formal notation is used to automatically establish trace paths based on certain rules. We present an implementation methodology based on XML for development of a prototype. A snapshot of some of the results based on a case study has been shown for illustration of our approach. Our approach will help in identifying missing requirements or incomplete requirement coverage as well highlight the impact points for effective change management of requirements.","PeriodicalId":436363,"journal":{"name":"2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping","volume":"35 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2008-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"132740235","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 17
首页 上一页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：481959085
Book学术官方微信