1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines最新文献

Implementation of IEEE single precision floating point addition and multiplication on FPGAs 在fpga上实现IEEE单精度浮点加法和乘法

1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines Pub Date : 1996-04-17 DOI: 10.1109/FPGA.1996.564761

L. Louca, T. A. Cook, W. H. Johnson

引用次数: 163

Bit-serial pipeline synthesis for multi-FPGA systems with C++ design capture 用c++设计捕获多fpga系统的位串行流水线合成

1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines Pub Date : 1996-04-17 DOI: 10.1109/FPGA.1996.564741

T. Isshiki, W. Dai

引用次数: 19

SOP: a reconfigurable massively parallel system and its control-data-flow based compiling method SOP:一种可重构的大规模并行系统及其基于控制数据流的编译方法

1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines Pub Date : 1996-04-17 DOI: 10.1109/FPGA.1996.564793

Tsukasa Yamauchi, S. Nakaya, N. Kajihara

引用次数: 14

OneChip: an FPGA processor with reconfigurable logic 单芯片:具有可重构逻辑的FPGA处理器

1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines Pub Date : 1996-04-17 DOI: 10.1109/FPGA.1996.564773

Ralph Wittig, P. Chow

引用次数: 313

Genetic algorithms in software and in hardware-a performance analysis of workstation and custom computing machine implementations 软件和硬件中的遗传算法——工作站和自定义计算机实现的性能分析

1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines Pub Date : 1996-04-17 DOI: 10.1109/FPGA.1996.564847

P. Graham, B. Nelson

{"title":"Genetic algorithms in software and in hardware-a performance analysis of workstation and custom computing machine implementations","authors":"P. Graham, B. Nelson","doi":"10.1109/FPGA.1996.564847","DOIUrl":"https://doi.org/10.1109/FPGA.1996.564847","url":null,"abstract":"The paper analyzes the performance differences found between the hardware and software versions of a genetic algorithm used to solve the travelling salesman problem. The hardware implementation requires 4 FPGA's on a Splash 2 board and runs at 11 MHz. The software implementation was written in C++ and executed on a 125 MHz HP PA-RISC workstation. The software run time was more than four times that of the hardware (up to 50 times as many cycles). The paper analyses the contribution made to this performance difference by the following hardware features: hard-wired control, custom address generation logic, memory hierarchy efficiency, and both fine- and course-grained parallelism. The results indicate that the major contributor to the hardware performance advantage is fine-grained parallelism-RTL-level parallelism due to operator pipelining. This alone accounts for as much as a 38X cycle-count reduction over the software in one section of the algorithm. The next major contributors include hard-wired control and custom address generation which account for as much as a 3X speedup in other sections of the algorithm. Finally, memory hierarchy inefficiencies in the software (cache misses and paging) and coarse-grained parallelism in the hardware are each shown to have lesser effect on the performance difference between the implementations.","PeriodicalId":244873,"journal":{"name":"1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines","volume":"14 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"1996-04-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116742377","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}

引用次数: 94

A quantitative analysis of processor-programmable logic interface 处理器-可编程逻辑接口的定量分析

1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines Pub Date : 1996-04-17 DOI: 10.1109/FPGA.1996.564852

S. Rajamani, P. Viswanath

引用次数: 12

Revisiting Smalltalk-80 blocks: a logic generator for FPGAs 回顾Smalltalk-80块:fpga的逻辑发生器

1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines Pub Date : 1996-04-17 DOI: 10.1109/FPGA.1996.564744

B. Pottier, J. Llopis

引用次数: 10

Exploring architectures for volume visualization on the Teramac custom computer 探索在Teramac自定义计算机上的体积可视化体系结构

1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines Pub Date : 1996-04-17 DOI: 10.1109/FPGA.1996.564750

G. Snider, P. Kuekes, W. Culbertson, R. Carter, Arnold S. Berger, R. Amerson

引用次数: 13

Configurable computing solutions for automatic target recognition 自动目标识别的可配置计算解决方案

1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines Pub Date : 1996-04-17 DOI: 10.1109/FPGA.1996.564749

J. Villasenor, B. Schoner, Kang-Ngee Chia, C. Zapata, Hea Joung Kim, Christopher R. Jones, Shane Lansing, B. Mangione-Smith

引用次数: 127

VLSI architectures for field programmable gate arrays: a case study 现场可编程门阵列的VLSI架构:一个案例研究

1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines Pub Date : 1996-04-17 DOI: 10.1109/FPGA.1996.564736

Roger Francis Woods, A. Cassidy, J. Gray

引用次数: 25