发布求助
文献互助 智能选刊 最新文献

2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)最新文献

筛选
英文 中文
A novel and direct determination of the interface traps in sub-100 nm CMOS devices with direct tunneling regime (12/spl sim/16 A) gate oxide 采用直接隧道模式(12/spl sim/ 16a)栅极氧化物，对亚100nm CMOS器件的界面陷阱进行了新的直接测定
2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303) Pub Date : 2002-06-11 DOI: 10.1109/VLSIT.2002.1015394
S.S. Chung, S.-J. Chen, C.K. Yang, S.M. Cheng, S.H. Lin, Y.C. Sheng, H. Lin, K.-T. Hung, D.Y. Wu, T. Yew, S. Chien, F. Liou, F. Wen
{"title":"A novel and direct determination of the interface traps in sub-100 nm CMOS devices with direct tunneling regime (12/spl sim/16 A) gate oxide","authors":"S.S. Chung, S.-J. Chen, C.K. Yang, S.M. Cheng, S.H. Lin, Y.C. Sheng, H. Lin, K.-T. Hung, D.Y. Wu, T. Yew, S. Chien, F. Liou, F. Wen","doi":"10.1109/VLSIT.2002.1015394","DOIUrl":"https://doi.org/10.1109/VLSIT.2002.1015394","url":null,"abstract":"For the first time, an improved charge pumping (CP) method has been implemented for direct determination of the interface traps in ultra-short gate length CMOS devices with ultra-thin gate oxide in the direct tunneling regime. The leakage current in a 12-16 A gate oxide can be removed from the measured CP current, which enables accurate determination of the interface traps. This method has been demonstrated successfully for various rapid thermal nitric oxide (RTNO) grown and remote plasma nitridation (RPN) treated oxide CMOS devices with very thin gate oxide. Moreover, it can be used as a good monitor of ultra-thin gate oxide process and the evaluations of device reliabilities in relating to the interface trap generation.","PeriodicalId":103040,"journal":{"name":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","volume":"73 6 Suppl 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-06-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"128456071","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 20
A 45 nm gate length high performance SOI transistor for 100 nm CMOS technology applications 45纳米栅极长度高性能SOI晶体管，用于100纳米CMOS技术应用
2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303) Pub Date : 2002-06-11 DOI: 10.1109/VLSIT.2002.1015435
M. Celik, S. Krishnan, M. Fuselier, A. Wei, D. Wu, B. En, N. Cave, P. Abramowitz, B. Min, M. Pelella, P. Yeh, G. Burbach, B. Taylor, Y. Jeon, W. Qi, Ruigang Li, J. Conner, G. Yeap, M. Woo, M. Mendicino, O. Karlsson, D. Wristers
{"title":"A 45 nm gate length high performance SOI transistor for 100 nm CMOS technology applications","authors":"M. Celik, S. Krishnan, M. Fuselier, A. Wei, D. Wu, B. En, N. Cave, P. Abramowitz, B. Min, M. Pelella, P. Yeh, G. Burbach, B. Taylor, Y. Jeon, W. Qi, Ruigang Li, J. Conner, G. Yeap, M. Woo, M. Mendicino, O. Karlsson, D. Wristers","doi":"10.1109/VLSIT.2002.1015435","DOIUrl":"https://doi.org/10.1109/VLSIT.2002.1015435","url":null,"abstract":"In this report, a high performance silicon-on-insulator (SOI) transistor for the 100 nm CMOS technology node is presented. Partially depleted (PD) transistors were fabricated in a 1000 /spl Aring/-thick silicon film with gate lengths down to 45 nm, using a 16 /spl Aring/ nitrided gate oxide. At an operating voltage of 1.2 V, self-heated drive currents of 940 /spl mu/A//spl mu/m and 460 /spl mu/A//spl mu/m were achieved at 20 nA//spl mu/m for NMOS and PMOS respectively. Floating body effects (FBE) were minimized by special diode junction engineering to achieve maximum overall performance. A measured median stage delay of 6 ps was achieved on an inverter-fan-out-1 ring oscillator at 1.3 V at a total N+P leakage of 30 nA//spl mu/m. The exceptional AC performance of this technology is among the highest reported in the literature at this low transistor leakage and operating voltage.","PeriodicalId":103040,"journal":{"name":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","volume":"56 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-06-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"134138467","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 7
Propagation layers for intra-chip wireless interconnection compatible with packaging and heat removal 用于芯片内无线互连的传播层与封装和散热兼容
2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303) Pub Date : 2002-06-11 DOI: 10.1109/VLSIT.2002.1015378
Xiaoling Guo, J. Caserta, R. Li, B. Floyd, K. O
{"title":"Propagation layers for intra-chip wireless interconnection compatible with packaging and heat removal","authors":"Xiaoling Guo, J. Caserta, R. Li, B. Floyd, K. O","doi":"10.1109/VLSIT.2002.1015378","DOIUrl":"https://doi.org/10.1109/VLSIT.2002.1015378","url":null,"abstract":"Inserting an aluminum nitride (AlN) layer which acts as a dielectric propagating medium between a silicon wafer containing integrated antennas and a metal chuck emulating the role of a heat sink improves the antenna power transmission gain by /spl sim/8 dB at 15 GHz. AlN, with its high thermal conductivity, also alleviates the heat removal problem. With a 760-/spl mu/m AlN layer, an on-chip wireless connection is demonstrated over a 2.2-cm distance, which is 3/spl times/ the previously reported separation.","PeriodicalId":103040,"journal":{"name":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","volume":"2014 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-06-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"114682416","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 24
Super-resolution enhancement method with phase-shifting mask available for random patterns 随机模式的移相掩模超分辨率增强方法
2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303) Pub Date : 2002-06-11 DOI: 10.1109/VLSIT.2002.1015452
A. Misaka, T. Matsuo, M. Sasago
{"title":"Super-resolution enhancement method with phase-shifting mask available for random patterns","authors":"A. Misaka, T. Matsuo, M. Sasago","doi":"10.1109/VLSIT.2002.1015452","DOIUrl":"https://doi.org/10.1109/VLSIT.2002.1015452","url":null,"abstract":"We propose new two phase shifting masks: centerline phase-shifting mask (CL-PSM) and outline phase-shifting mask (OL-PSM). CL-PSM enhances the DOF of line patterns more than alternating phase-shifting masks. OL-PSM drastically improves the resolution of the contact pattern compared with attenuated phase-shifting masks. Both CL-PSM and OL-PSM are classified as strong resolution enhancement technologies. Furthermore, they can be applied to random logic patterns without multiple exposures. They will allow us to make sub-65-nm node logic LSIs with ArF lithography, and will also be useful for VUV lithography.","PeriodicalId":103040,"journal":{"name":"2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303)","volume":"13 1 1","pages":"0"},"PeriodicalIF":0.0,"publicationDate":"2002-06-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":null,"resultStr":null,"platform":"Semanticscholar","paperid":"116832713","PeriodicalName":null,"FirstCategoryId":null,"ListUrlMain":null,"RegionNum":0,"RegionCategory":"","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":"","EPubDate":null,"PubModel":null,"JCR":null,"JCRName":null,"Score":null,"Total":0}
引用次数: 4
首页 上一页
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整，为了账户安全，请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
请完成安全验证×
相关产品
×
本文献相关产品
联系我们：info@booksci.cn Book学术提供免费学术资源搜索服务，方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号：604180095
Book学术官方微信