Anubhav Anand, Sandeep Dhariwal, Vijay Kumar Lamba, S. Kassa
{"title":"Design and analysis of 1-bit hybrid full adder cells for fast computation","authors":"Anubhav Anand, Sandeep Dhariwal, Vijay Kumar Lamba, S. Kassa","doi":"10.1080/00207217.2024.2361931","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":507856,"journal":{"name":"International Journal of Electronics","volume":"25 5","pages":""},"PeriodicalIF":0.0000,"publicationDate":"2024-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1080/00207217.2024.2361931","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
