Philipp Schönle, Felix Schulthess, S. Fateh, Roger Ulrich, Fiona Huang, T. Burger, Qiuting Huang
{"title":"A DC-connectable multi-channel biomedical data acquisition ASIC with mains frequency cancellation","authors":"Philipp Schönle, Felix Schulthess, S. Fateh, Roger Ulrich, Fiona Huang, T. Burger, Qiuting Huang","doi":"10.1109/ESSCIRC.2013.6649094","DOIUrl":null,"url":null,"abstract":"This paper presents an 8-channel biomedical data acquisition ASIC achieving 108dB of dynamic range (DR). Each channel includes a 13bit DAC to compensate differential input offset of up to ±300mV, preventing saturation of the high-gain instrumentation amplifier. Chopper stabilization and DAC-noise low-pass filtering lead to an input-referred noise of 0.8μVRMS. Data processing algorithms, implemented on an FPGA, are employed to remove artefacts due to sudden DAC-switching and to cancel 50/60Hz mains interference including its harmonics. The chip is fabricated in 130nm CMOS, occupying an active area of 2.2mm2 and consuming 15mW from 1.2V and 3.3V supplies.","PeriodicalId":183620,"journal":{"name":"2013 Proceedings of the ESSCIRC (ESSCIRC)","volume":"215 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-10-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"30","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 Proceedings of the ESSCIRC (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2013.6649094","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 30
Abstract
This paper presents an 8-channel biomedical data acquisition ASIC achieving 108dB of dynamic range (DR). Each channel includes a 13bit DAC to compensate differential input offset of up to ±300mV, preventing saturation of the high-gain instrumentation amplifier. Chopper stabilization and DAC-noise low-pass filtering lead to an input-referred noise of 0.8μVRMS. Data processing algorithms, implemented on an FPGA, are employed to remove artefacts due to sudden DAC-switching and to cancel 50/60Hz mains interference including its harmonics. The chip is fabricated in 130nm CMOS, occupying an active area of 2.2mm2 and consuming 15mW from 1.2V and 3.3V supplies.