On Die Clock Tree PSIJ Simplified

Abstract

A simplified methodology for On-Die clock tree Power Supply Induced Jitter (PSIJ) analysis is put forth. The approach estimates jitter induced on a clock output (CK) without introducing significant error while significantly reducing simulation times. Approach relies on analysis of various transfer functions of on-die linear regulators. The accuracy of this simplified approach is highly dependent on on-die linear regulator design.