Evaluation of TMR effectiveness for soft error mitigation in SHyLoC compression IP core implemented on Zynq SoC under heavy ion radiation

2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) Pub Date : 2019-10-01 DOI:10.1109/DFT.2019.8875281

Antonio J. Sánchez, Y. Barrios, Lucana Santos, R. Sarmiento

{"title":"Evaluation of TMR effectiveness for soft error mitigation in SHyLoC compression IP core implemented on Zynq SoC under heavy ion radiation","authors":"Antonio J. Sánchez, Y. Barrios, Lucana Santos, R. Sarmiento","doi":"10.1109/DFT.2019.8875281","DOIUrl":null,"url":null,"abstract":"This work analyses the results of applying Triple Modular Redundancy (TMR) to the SHyLoC CCSDS-121 IP, a hardware implementation of the Consultative Committee for Space Data Systems (CCSDS) 121.0-B-2 lossless compression standard, a universal compressor specifically thought for space applications. The results obtained in a radiation experiment performed at the North Area new facilities at CERN are presented. The objective is to evaluate the robustness applying TMR to the design, by comparing to the unhardened implementation of the SHyLoC CCSDS-121 IP, when it is working under Ultra High Energy radiation. Both TMR and unhardened implementations of the SHyLoC CCSDS-121 IP were implemented in a Xilinx Zynq XC7Z020 System-on-Chip and radiated with Pb ions. Compression results were compared against a golden reference, obtaining a Mean Time To Failure (MTTF) a 40% higher for the TMR design than for the unhardened one.","PeriodicalId":415648,"journal":{"name":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","volume":"104 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DFT.2019.8875281","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

Abstract

This work analyses the results of applying Triple Modular Redundancy (TMR) to the SHyLoC CCSDS-121 IP, a hardware implementation of the Consultative Committee for Space Data Systems (CCSDS) 121.0-B-2 lossless compression standard, a universal compressor specifically thought for space applications. The results obtained in a radiation experiment performed at the North Area new facilities at CERN are presented. The objective is to evaluate the robustness applying TMR to the design, by comparing to the unhardened implementation of the SHyLoC CCSDS-121 IP, when it is working under Ultra High Energy radiation. Both TMR and unhardened implementations of the SHyLoC CCSDS-121 IP were implemented in a Xilinx Zynq XC7Z020 System-on-Chip and radiated with Pb ions. Compression results were compared against a golden reference, obtaining a Mean Time To Failure (MTTF) a 40% higher for the TMR design than for the unhardened one.

查看原文本刊更多论文

在Zynq SoC上实现的SHyLoC压缩IP核在重离子辐射下的TMR软错误缓解效果评估

这项工作分析了将三重模块冗余(TMR)应用于SHyLoC CCSDS-121 IP的结果，CCSDS-121 IP是空间数据系统咨询委员会(CCSDS) 121.0-B-2无损压缩标准的硬件实现，这是一种专门用于空间应用的通用压缩器。本文介绍了在欧洲核子研究中心北区新设施进行的辐射实验结果。目的是通过比较SHyLoC CCSDS-121 IP在超高能量辐射下工作时的未硬化实现，评估将TMR应用于设计的鲁棒性。SHyLoC CCSDS-121 IP的TMR和未硬化实现都是在Xilinx Zynq XC7Z020片上系统中实现的，并使用Pb离子辐射。压缩结果与黄金参考进行比较，获得TMR设计的平均故障时间(MTTF)比未硬化设计高40%。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)

自引率

0.00%

发文量