Application Aware Forward Error Correction Design

Abstract

Application aware forward error correction (FEC) design considers system aspects like affordable complexity, power-dissipation, latency limitations, component bandwidths, and rates to be supported as key constraints for optimizing system performance. We study performance enhancement of high-speed Ethernet links as an example.