Integrated design environment for DC/DC converter FET optimization

Abstract

This paper presents a new integrated design environment for device optimization for DC/DC converter applications. The tool, developed for a synchronous buck converter, combines a physical device model with a power loss model and uses the results to evaluate optimum die specifications. This integrated environment has been used for several different applications and has led to significant improvements in the final in-circuit efficiency.