Optimal schematic design of low-Q IP blocks

Abstract

Universal procedure of schematic design of compensating feedback loops is offered. The synthesis schemes algorithm with cancellation is formulated. Examples of high-stable circuit with cancellation design are considered and appropriateness of use and development of multidefferential OA as new type of IP blocks of active components is shown.