A 16.3-GHz 64:1 CMOS frequency divider

M. Nogawa, Y. Ohtomo
{"title":"A 16.3-GHz 64:1 CMOS frequency divider","authors":"M. Nogawa, Y. Ohtomo","doi":"10.1109/APASIC.2000.896917","DOIUrl":null,"url":null,"abstract":"A new high-speed dynamic CMOS frequency divider that operates at frequencies of over 16 GHz is proposed. The core of the proposed 2:1 divider consists of only three inverters and one transmission gate, and it has no DC current. Using the 2:1 divider, we developed a 64:1 divider with 0.2-/spl mu/m CMOS/SIMOX technology. Experimental results show that the maximum input frequency of the proposed divider is 1.4 times as high as that of a conventional one. The proposed 64:1 divider has a high input frequency of 16.3 GHz with a power consumption of 45 mW at 2.0-V power supply, and a low power consumption of 2.0 mW with a input frequency of 7.0 GHz at 0.8-V power supply.","PeriodicalId":313978,"journal":{"name":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-08-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APASIC.2000.896917","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

A new high-speed dynamic CMOS frequency divider that operates at frequencies of over 16 GHz is proposed. The core of the proposed 2:1 divider consists of only three inverters and one transmission gate, and it has no DC current. Using the 2:1 divider, we developed a 64:1 divider with 0.2-/spl mu/m CMOS/SIMOX technology. Experimental results show that the maximum input frequency of the proposed divider is 1.4 times as high as that of a conventional one. The proposed 64:1 divider has a high input frequency of 16.3 GHz with a power consumption of 45 mW at 2.0-V power supply, and a low power consumption of 2.0 mW with a input frequency of 7.0 GHz at 0.8-V power supply.
16.3 ghz 64:1 CMOS分频器
提出了一种工作频率超过16 GHz的高速动态CMOS分频器。所提出的2:1分压器的核心仅由三个逆变器和一个传输门组成,并且没有直流电流。采用2:1分频器,采用0.2-/spl mu/m CMOS/SIMOX技术开发了64:1分频器。实验结果表明,该分频器的最大输入频率是传统分频器的1.4倍。所提出的64:1分频器在2.0 v电源下具有16.3 GHz的高输入频率,功耗为45 mW;在0.8 v电源下具有7.0 GHz的低输入频率,功耗为2.0 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信