Jie Zhou, Y. Dou, Jianxun Zhao, Fei Xia, Yuanwu Lei, Yuxing Tang
{"title":"A Fine-Grained Pipelined Implementation for Large-Scale Matrix Inversion on FPGA","authors":"Jie Zhou, Y. Dou, Jianxun Zhao, Fei Xia, Yuanwu Lei, Yuxing Tang","doi":"10.1007/978-3-642-03644-6_9","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":243555,"journal":{"name":"Advanced Parallel Programming Technologies","volume":"283 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-08-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Advanced Parallel Programming Technologies","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1007/978-3-642-03644-6_9","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
