A performance enhanced power divider structure

Abstract

We analyze the bandwidth capability of a divider with a series RLC circuit at the isolation arm. Analytical expressions for optimal component values are given. Bandwidth limiting effect of the pad capacitances of the chip resistors is analyzed. These parasitic capacitors are compensated by the proposed structure. Broadband characteristic of the new divider is verified by experimental results.