Rapid prototyping of parallel processing systems on TESH network

B. M. Maziarz, V. Jain
{"title":"Rapid prototyping of parallel processing systems on TESH network","authors":"B. M. Maziarz, V. Jain","doi":"10.1109/IWRSP.1998.676663","DOIUrl":null,"url":null,"abstract":"The paper discusses implementation of advanced numerical and image-processing applications on a multiprocessor system. With a view toward 'coarse-grain' rapid prototyping, the authors implement two diverse applications onto a common framework, i.e. MAC type processors interconnected by a TESH network. TESH (Tori connected mESHes) is a recently developed interconnection network. It is hierarchical, thus allowing exploitation of computation locality as well as easy expansion, which permits efficient VLSI/ULSI realization, and appears to be well suited for 3-D VLSI/ULSI implementation. Specifically, the paper develops parallel implementation of (a) real-time solution of partial differential equations and (b) 2D wavelet transform, in such a way so as to completely hide the communication overhead. It is shown that the performance of TESH implemented algorithms is comparable to the MESH based algorithm. However, TESH networks are much easier to implement because of the significantly reduced wiring than MESH networks.","PeriodicalId":310447,"journal":{"name":"Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237)","volume":"606 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWRSP.1998.676663","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

The paper discusses implementation of advanced numerical and image-processing applications on a multiprocessor system. With a view toward 'coarse-grain' rapid prototyping, the authors implement two diverse applications onto a common framework, i.e. MAC type processors interconnected by a TESH network. TESH (Tori connected mESHes) is a recently developed interconnection network. It is hierarchical, thus allowing exploitation of computation locality as well as easy expansion, which permits efficient VLSI/ULSI realization, and appears to be well suited for 3-D VLSI/ULSI implementation. Specifically, the paper develops parallel implementation of (a) real-time solution of partial differential equations and (b) 2D wavelet transform, in such a way so as to completely hide the communication overhead. It is shown that the performance of TESH implemented algorithms is comparable to the MESH based algorithm. However, TESH networks are much easier to implement because of the significantly reduced wiring than MESH networks.
TESH网络上并行处理系统的快速原型设计
本文讨论了在多处理器系统上实现高级数值和图像处理应用程序。为了实现“粗粒度”快速原型,作者在一个通用框架上实现了两个不同的应用程序,即通过TESH网络互连的MAC类型处理器。TESH (Tori connected mESHes)是最近发展起来的一种互连网络。它是分层的,因此允许利用计算局部性以及易于扩展,从而允许高效的VLSI/ULSI实现,并且似乎非常适合3-D VLSI/ULSI实现。具体而言,本文开发了(a)偏微分方程的实时解和(b)二维小波变换的并行实现,从而完全隐藏了通信开销。结果表明,采用MESH实现的算法与基于MESH的算法性能相当。然而,与MESH网络相比,TESH网络更容易实现,因为它大大减少了布线。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信