RC Interconnect Model Order Reduction with Truncation Balanced Reduction

Abstract

Interconnect becomes one of the major factors of today's VLSI circuit design. Its modeling and simulation are becoming more challenging and very difficult. This paper describes the truncation balanced reduction (TBR) algorithms in the model reduction of RC interconnect. Simulation is executed to RC interconnect and may be improve VLSI interconnect system modeling and design technology.