A synchronous PWM method of parallel AC-DC converters using hybrid-PLL algorithm

Sungjoon Cho, Kwanghwan Lee, M. Jeong, Jiyoon Yoo
{"title":"A synchronous PWM method of parallel AC-DC converters using hybrid-PLL algorithm","authors":"Sungjoon Cho, Kwanghwan Lee, M. Jeong, Jiyoon Yoo","doi":"10.1109/IECON.2011.6119472","DOIUrl":null,"url":null,"abstract":"This paper proposed a synchronous PWM method of parallel AC-DC converters. The parallel AC-DC converters of traction control system for high speed train require accurate PLL (Phase-Locked Logic) method and synchronous PWM algorithm with phase delay control to implement unit power factor and input current harmonic reduction. The phase delay control of parallel converters driven by individual controllers is difficult. The proposed hybrid PLL algorithm detects the input voltage phase angle more accurately and improves the performance of phase delay control. The hybrid PLL algorithm consists of two kinds of method which calculate simultaneously the phase angle of input voltage. The single-phase AC-DC converters are connected in parallel through main transformer. The first PLL algorithm calculates the phase angle of primary input voltage adopting the digital APF (All-Pass Filter) and it has robust characteristics against the disturbance of input signal compared with conventional zero-crossing detection method by hardware circuit. The estimated phase angle of this algorithm is used for unit power factor control and instantaneous input current control. The second PLL algorithm generates the common reference signal for synchronous PWM by measuring the amplitude of input voltage at the near zero-crossing point. This paper describes the implementation of hybrid PLL algorithm adopting two different kinds of PLL method in detail. The feasibility of this algorithm is proven by experimental study on parallel converters (1.25MW×4) for high speed train.","PeriodicalId":105539,"journal":{"name":"IECON 2011 - 37th Annual Conference of the IEEE Industrial Electronics Society","volume":"54 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IECON 2011 - 37th Annual Conference of the IEEE Industrial Electronics Society","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IECON.2011.6119472","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper proposed a synchronous PWM method of parallel AC-DC converters. The parallel AC-DC converters of traction control system for high speed train require accurate PLL (Phase-Locked Logic) method and synchronous PWM algorithm with phase delay control to implement unit power factor and input current harmonic reduction. The phase delay control of parallel converters driven by individual controllers is difficult. The proposed hybrid PLL algorithm detects the input voltage phase angle more accurately and improves the performance of phase delay control. The hybrid PLL algorithm consists of two kinds of method which calculate simultaneously the phase angle of input voltage. The single-phase AC-DC converters are connected in parallel through main transformer. The first PLL algorithm calculates the phase angle of primary input voltage adopting the digital APF (All-Pass Filter) and it has robust characteristics against the disturbance of input signal compared with conventional zero-crossing detection method by hardware circuit. The estimated phase angle of this algorithm is used for unit power factor control and instantaneous input current control. The second PLL algorithm generates the common reference signal for synchronous PWM by measuring the amplitude of input voltage at the near zero-crossing point. This paper describes the implementation of hybrid PLL algorithm adopting two different kinds of PLL method in detail. The feasibility of this algorithm is proven by experimental study on parallel converters (1.25MW×4) for high speed train.
采用混合锁相环算法的并联交直流变换器同步PWM方法
本文提出了一种并联交直流变换器的同步PWM控制方法。高速列车牵引控制系统的并联交直流变换器需要精确的锁相逻辑(PLL)方法和带相位延迟控制的同步PWM算法来实现单位功率因数和输入电流谐波的降低。由单个控制器驱动的并联变换器的相位延迟控制是一个难点。所提出的混合锁相环算法能更准确地检测输入电压相角,提高了相位延迟控制的性能。混合锁相环算法由两种同时计算输入电压相角的方法组成。单相交直流变流器通过主变压器并联连接。第一种锁相环算法采用数字APF(全通滤波器)计算一次输入电压相角,与传统的硬件电路过零检测方法相比,对输入信号的干扰具有鲁棒性。该算法估计的相位角可用于单位功率因数控制和瞬时输入电流控制。第二种锁相环算法通过测量近过零点的输入电压幅值来产生同步PWM的公共参考信号。本文详细介绍了采用两种不同的锁相环方法实现混合锁相环算法。通过对高速列车并联式变流器(1.25MW×4)的实验研究,验证了该算法的可行性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信