Subfemtojoule 0.15 /spl mu/m InGaP/InGaAs/GaAs pseudomorphic HEMT DCFL circuits under 1 V supply voltage

H. Suehiro, M. Shima, T. Shimura, N. Hara
{"title":"Subfemtojoule 0.15 /spl mu/m InGaP/InGaAs/GaAs pseudomorphic HEMT DCFL circuits under 1 V supply voltage","authors":"H. Suehiro, M. Shima, T. Shimura, N. Hara","doi":"10.1109/GAAS.1996.567741","DOIUrl":null,"url":null,"abstract":"We have fabricated side-wall assisted 0.15 /spl mu/m T-shaped gate pseudomorphic HEMT DCFL circuits with InGaP donor layers and obtained 22.3 ps basic delay and 0.8 fJ power-delay products at a supply voltage Vdd of 0.6 V with the driver gate width of 2 /spl mu/m. A master-slave type divide-by-two frequency divider which consists of eight 2-input NAND gates using a dual gate electrode structure shows stable operation of 10 GHz toggle frequency with a power consumption of 4.5 mW at Vdd of 0.8 V.","PeriodicalId":365997,"journal":{"name":"GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium. 18th Annual Technical Digest 1996","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium. 18th Annual Technical Digest 1996","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GAAS.1996.567741","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

We have fabricated side-wall assisted 0.15 /spl mu/m T-shaped gate pseudomorphic HEMT DCFL circuits with InGaP donor layers and obtained 22.3 ps basic delay and 0.8 fJ power-delay products at a supply voltage Vdd of 0.6 V with the driver gate width of 2 /spl mu/m. A master-slave type divide-by-two frequency divider which consists of eight 2-input NAND gates using a dual gate electrode structure shows stable operation of 10 GHz toggle frequency with a power consumption of 4.5 mW at Vdd of 0.8 V.
在1 V电源电压下,亚飞焦耳0.15 /spl mu/m InGaP/InGaAs/GaAs伪晶HEMT DCFL电路
我们制作了带有InGaP给体层的侧壁辅助0.15 /spl mu/m t型栅极伪晶HEMT DCFL电路,在电源电压Vdd为0.6 V、驱动栅极宽度为2 /spl mu/m的情况下,获得了22.3 ps的基本延迟和0.8 fJ的功率延迟产品。主从型分频器由8个双输入NAND门组成,采用双栅电极结构,在Vdd为0.8 V时工作频率为10 GHz,功耗为4.5 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信