Design considerations for pipelined ADCs

Abstract

Design considerations for pipelined analog-to-digital converters (ADCs) are discussed. The main requirements for DC gain and unity-gain frequency, reference voltage stability and capacitor mismatch versus desired SFDR of pipelined ADCs are presented. Examples of voltage reference circuits and a clock distribution circuit as well as Cadence Virtuoso and MATLAB simulation results are provided.