Techniques to reduce mode conversion phenomena in high-speed on chip interconnects

Abstract

This paper describes frequency effects of mode conversion in very high-speed VLSI circuits through a set of full-wave simulations. Long on-chip interconnects such as clock nets are concerned by this phenomenon despite conventional shielding techniques. The solutions proposed for mode conversion reduction rely on transposition of design rules used in microwave circuits.