A "design for verification" methodology

Abstract

New tools are becoming available on the market that help alleviate the problem and improve the quality of functional verification of today's complex systems. A methodology that makes use of such tools is described and compared to the traditional approach followed in the context of a specific project. The scope is limited to functional verification but spans from block- to system level.