An integrated X-band FMCW radar transceiver in 130-nm CMOS technology

T. A. Chowdary, Gaurab Banerjee
{"title":"An integrated X-band FMCW radar transceiver in 130-nm CMOS technology","authors":"T. A. Chowdary, Gaurab Banerjee","doi":"10.1109/IMARC.2015.7411385","DOIUrl":null,"url":null,"abstract":"A fully integrated low power X-band radar transceiver in 130 nm CMOS process is presented. The highly integrated sub-system includes a low-noise amplifier (LNA), a voltage buffer, a down-conversion mixer, a low pass filter (LPF), a voltage controlled oscillator (VCO), a VCO buffer and two power amplifier (PA) drivers. The receiver provides a voltage conversion gain of 10 dB. The output power of the transmitter including the PA is -2 dBm. The total DC power consumption of the transceiver is 36 mW from a 1.2 V supply and the size of the chip is 670 × 716 μm2.","PeriodicalId":307742,"journal":{"name":"2015 IEEE MTT-S International Microwave and RF Conference (IMaRC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE MTT-S International Microwave and RF Conference (IMaRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMARC.2015.7411385","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A fully integrated low power X-band radar transceiver in 130 nm CMOS process is presented. The highly integrated sub-system includes a low-noise amplifier (LNA), a voltage buffer, a down-conversion mixer, a low pass filter (LPF), a voltage controlled oscillator (VCO), a VCO buffer and two power amplifier (PA) drivers. The receiver provides a voltage conversion gain of 10 dB. The output power of the transmitter including the PA is -2 dBm. The total DC power consumption of the transceiver is 36 mW from a 1.2 V supply and the size of the chip is 670 × 716 μm2.
采用130纳米CMOS技术的集成x波段FMCW雷达收发器
提出了一种采用130nm CMOS工艺的全集成低功耗x波段雷达收发器。这个高度集成的子系统包括一个低噪声放大器(LNA)、一个电压缓冲器、一个下变频混频器、一个低通滤波器(LPF)、一个压控振荡器(VCO)、一个VCO缓冲器和两个功率放大器(PA)驱动器。接收器提供10db的电压转换增益。包括PA在内的发射机输出功率为- 2dbm。在1.2 V电源下,收发器的总直流功耗为36mw,芯片尺寸为670 × 716 μm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信