An efficient synthesizer for generation of fast parallel multipliers

Abstract

An automatic generator is developed which can synthesize fixed-point multipliers of any bit accuracy with speed performance comparable to other recent full-custom designs. This synthesizer performs global optimization on the interconnection of compression elements to minimize the delay in the partial product summation tree.