Nonvolatile Memory Multi-chip Module

A. Gossard, J. Holland, E. Lawhou, D. Partridge
{"title":"Nonvolatile Memory Multi-chip Module","authors":"A. Gossard, J. Holland, E. Lawhou, D. Partridge","doi":"10.1109/NVMT.1993.696958","DOIUrl":null,"url":null,"abstract":"A Nonvolatile Memory Multi-Chip Module (NVM MCM) has been developed that can be used as a building block for bulk nonvolatile memory boards or to provide nonvolatile memory for processor boards. The memory is organized as a 256Kilowords by 40-bits device. The device is packaged as a 1.45\" x 1.45\" ceramic leadless solder-free-interconnect padgrid-may. The NVM MCM supports the \"L-Bus\" protocol of the Intel 80960MC. This protocol defines a 32-bit multiplexed address and data bus and allows burst lransfers of up to four words. Module circuitry includes address decode, registered addresses, up to four-word burst read cycles, and program and erase capability. This MCM consists of five 256K x 8 twelvevolt Flash EPROMs, two Octal registers, two PALS and one Quad two-input NAND gate.","PeriodicalId":254731,"journal":{"name":"[1993 Proceedings] Fifth Biennial Nonvolatile Memory Technology Review","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-06-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1993 Proceedings] Fifth Biennial Nonvolatile Memory Technology Review","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NVMT.1993.696958","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A Nonvolatile Memory Multi-Chip Module (NVM MCM) has been developed that can be used as a building block for bulk nonvolatile memory boards or to provide nonvolatile memory for processor boards. The memory is organized as a 256Kilowords by 40-bits device. The device is packaged as a 1.45" x 1.45" ceramic leadless solder-free-interconnect padgrid-may. The NVM MCM supports the "L-Bus" protocol of the Intel 80960MC. This protocol defines a 32-bit multiplexed address and data bus and allows burst lransfers of up to four words. Module circuitry includes address decode, registered addresses, up to four-word burst read cycles, and program and erase capability. This MCM consists of five 256K x 8 twelvevolt Flash EPROMs, two Octal registers, two PALS and one Quad two-input NAND gate.
非易失性存储器多芯片模块
一种非易失性记忆体多晶片模组(NVM MCM)已经被开发出来,它可以用作批量非易失性记忆体板的构建块或为处理器板提供非易失性记忆体。存储器被组织成一个256kb × 40位的设备。该器件封装为1.45“x 1.45”陶瓷无铅无焊互连衬垫。NVM MCM支持Intel 80960MC的L-Bus协议。该协议定义了一个32位的多路复用地址和数据总线,并允许最多四个字的突发传输。模块电路包括地址解码、注册地址、最多四字突发读取周期以及编程和擦除功能。该MCM由5个256K × 8 12位Flash eprom、2个八进制寄存器、2个PALS和1个四路双输入NAND门组成。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信