A Novel User-Friendly Automated Framework for FPGA Design Logic Encryption

Abstract

Hardware security has become an afterthought in the modern IC and FPGA design toolchain. An automated framework for FPGA design logic encryption has been developed that integrates multiple design locking techniques to place IP and user protection at the forethought of chip design.