Sungsam Lee, Jong-Woo Park, Kwangwook Lee, S. Jang, Junhong Lee, H. Byun, Ilgweon Kim, Yongjin Choi, M.S. Shim, D. Song, Joosung Park, Tae-woo Lee, D.W. Shin, G. Jin, Kinam Kim
{"title":"Lateral-Extended (LatEx.) active for improvement of data retention time for sub 60nm DRAM era","authors":"Sungsam Lee, Jong-Woo Park, Kwangwook Lee, S. Jang, Junhong Lee, H. Byun, Ilgweon Kim, Yongjin Choi, M.S. Shim, D. Song, Joosung Park, Tae-woo Lee, D.W. Shin, G. Jin, Kinam Kim","doi":"10.1109/ESSDERC.2007.4430944","DOIUrl":null,"url":null,"abstract":"A new active isolation structure, LatEx (lateral-extended) active, which exploits recess channel transistors, is proposed. By realizing the LatEx active, data retention time enhancement was successfully achieved in 60 nm technology node DRAM by virtue of reduced source/drain area and improved subthreshold slope due to decreased cross-sectional area of top trench profile and vertical bottom trench process. In this paper, LatEx active coupled with SRCAT is proved to be suitable for sub 60 nm DRAM cell array transistor technology.","PeriodicalId":103959,"journal":{"name":"ESSDERC 2007 - 37th European Solid State Device Research Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSDERC 2007 - 37th European Solid State Device Research Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSDERC.2007.4430944","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
A new active isolation structure, LatEx (lateral-extended) active, which exploits recess channel transistors, is proposed. By realizing the LatEx active, data retention time enhancement was successfully achieved in 60 nm technology node DRAM by virtue of reduced source/drain area and improved subthreshold slope due to decreased cross-sectional area of top trench profile and vertical bottom trench process. In this paper, LatEx active coupled with SRCAT is proved to be suitable for sub 60 nm DRAM cell array transistor technology.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
