Digital demodulator matching on a FPGA

Abstract

We present a digital demodulator based on a FPGA design. After the presentation of the demodulator algorithm, we describe its integration on a programmable logic device (ALTERA FLEX10K100). We focus on how the FPGA characteristics can change the expertise of the designer at all levels of the design flow, from bit level to algorithm level and methodology level.