Ensuring IC Reliability by Automated Design Checks

Abstract

This paper describes a schematic tool for verification of voltage levels of the signal and power nets to ensure the reliability of devices in the complex designs. The tool traces voltage levels of all nets/devices from the primary I/O pins of full chip and flags wrong voltage levels for power and signal nets in IC designs. The checker increases the efficiency of designers while creating/verifying the schematic.