A crossbar-based controller design for flash memory

Abstract

In the paper, we will propose a crossbar-based controller design for flash memory to configure a variety of possible architectures to investigate the relationship between the controllers and the NAND flash memory chips. Furthermore, the crossbar-based control design can avoid the channel-limit problem. According to experiment results, the design can simulate a variety of possible architectures and reveal the pros and cons of different architectures.