AISCE: a layout synthesis system for ASIC design

Hong Li, Wei Li
{"title":"AISCE: a layout synthesis system for ASIC design","authors":"Hong Li, Wei Li","doi":"10.1109/CICCAS.1991.184377","DOIUrl":null,"url":null,"abstract":"This paper describes a layout synthesis system called AISCE. The system accepts structural or logic hardware design specification and creates a physical layout of the integrated circuit automatically. AISCE contains several parts: schematic capture system, netlist compiler, module generators for data and control paths, tools for floorplanning, placement and routing, simulators and verifiers, etc. They are all integrated into one design framework. Experimental results show that AISCE is an efficient and promising system.<<ETX>>","PeriodicalId":119051,"journal":{"name":"China., 1991 International Conference on Circuits and Systems","volume":"47 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-06-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"China., 1991 International Conference on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICCAS.1991.184377","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper describes a layout synthesis system called AISCE. The system accepts structural or logic hardware design specification and creates a physical layout of the integrated circuit automatically. AISCE contains several parts: schematic capture system, netlist compiler, module generators for data and control paths, tools for floorplanning, placement and routing, simulators and verifiers, etc. They are all integrated into one design framework. Experimental results show that AISCE is an efficient and promising system.<>
AISCE:用于ASIC设计的版图综合系统
本文介绍了一种称为AISCE的布局综合系统。系统接受结构或逻辑硬件设计规范,自动生成集成电路的物理版图。AISCE包含几个部分:原理图捕获系统、网表编译器、数据和控制路径模块生成器、平面规划、放置和路由工具、模拟器和验证器等。它们都集成到一个设计框架中。实验结果表明,AISCE是一种高效且有发展前景的系统
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信