A 200MS/s, 8-bit Time-based Analog to Digital Converter (TADC) in 65nm CMOS technology

Mohamed Abdelkader, Ahmed M. A. Ali, A. Abdelaziz, M. Ismail, Mohamed Refky, Y. Ismail, H. Mostafa
{"title":"A 200MS/s, 8-bit Time-based Analog to Digital Converter (TADC) in 65nm CMOS technology","authors":"Mohamed Abdelkader, Ahmed M. A. Ali, A. Abdelaziz, M. Ismail, Mohamed Refky, Y. Ismail, H. Mostafa","doi":"10.1109/JEC-ECC.2016.7518960","DOIUrl":null,"url":null,"abstract":"Time-based-Analog-to-Digital-Converter (TADC) is an important block in various applications that require higher resolution and lower power consumption compared to the conventional ADCs at scaled CMOS technologies. In time-based ADCs, the input voltage is first converted into a pulse in time by using a Voltage-to-Time Converter (VTC) circuit, and then the pulse is converted to a digital output by using a Time-to-Digital Converter (TDC) circuit. In this paper, a TADC is proposed with a VTC that achieves high linearity and large dynamic input range and a TDC that achieves a time resolution of 3.9 ps. A 200MS/S, 8-bit TADC with effective number of bits (ENOB) equals 7.6 bits is proposed.","PeriodicalId":362288,"journal":{"name":"2016 Fourth International Japan-Egypt Conference on Electronics, Communications and Computers (JEC-ECC)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 Fourth International Japan-Egypt Conference on Electronics, Communications and Computers (JEC-ECC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/JEC-ECC.2016.7518960","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Time-based-Analog-to-Digital-Converter (TADC) is an important block in various applications that require higher resolution and lower power consumption compared to the conventional ADCs at scaled CMOS technologies. In time-based ADCs, the input voltage is first converted into a pulse in time by using a Voltage-to-Time Converter (VTC) circuit, and then the pulse is converted to a digital output by using a Time-to-Digital Converter (TDC) circuit. In this paper, a TADC is proposed with a VTC that achieves high linearity and large dynamic input range and a TDC that achieves a time resolution of 3.9 ps. A 200MS/S, 8-bit TADC with effective number of bits (ENOB) equals 7.6 bits is proposed.
采用65nm CMOS技术的200MS/s, 8位基于时间的模数转换器(TADC)
与传统的基于时间的模数转换器(tdac)相比,在各种需要更高分辨率和更低功耗的应用中,tdac是一个重要的模块。在基于时间的adc中,输入电压首先通过电压-时间转换器(VTC)电路转换为时间脉冲,然后通过时间-数字转换器(TDC)电路转换为数字输出。本文提出了一种具有高线性度和大动态输入范围的VTC和时间分辨率为3.9 ps的TDC的TDC,并提出了一个200MS/S、8位有效位元数(ENOB)为7.6位的TDC。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信