Performance Analysis on Skew Optimized Clock Tree Synthesis

Abstract

In this survey paper, various methodologies adopted in skew minimization of Clock tree are addressed and the results of these methodologies are compared. Due to fast technology growth and complicated design circumstances, Clock skew reduction has become a tedious task for designers. Effective clock skew optimization improves the design performance. Minimizing clock skew among various corners becomes more difficult in current SoCs.