A zero-ESR stable adaptively biased low-dropout regulator in standard CMOS technology

Abstract

An adaptively biased low-dropout regulator (LDO) in standard CMOS process technology is presented. By designing the poles and zeros carefully and utilizing the adaptive biasing technique, this LDO provides high stability, good line regulation as well as fast transient response, even with zero ESR off-chip compensation capacitor1.